

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

Tommy K. Eng

Appl. No.: 10/040,852

Filed: December 28, 2001

For: Creating Optimized Physical

Implementations from High-Level Descriptions of Electronic Design

Using Placement Based Information

Confirmation No.: 4831

Art Unit: 2825

Examiner: Thuan V. Do

Atty. Docket: 2210.0020002

Information Disclosure Statement

Commissioner for Patents PO Box 1450 Alexandria, VA 22313-1450

Sir:

Listed on accompanying Form PTO-1449 are documents that may be considered material to the examination of this application, in compliance with the duty of disclosure requirements of 37 C.F.R. §§ 1.56, 1.97 and 1.98.

Where the publication date of a listed document does not provide a month of publication, the year of publication of the listed document is sufficiently earlier than the effective U.S. filing date and any foreign priority date so that the month of publication is not in issue. Applicant has listed publication dates on the attached PTO-1449 based on information presently available to the undersigned. However, the listed publication dates should not be construed as an admission that the information was actually published on the date indicated.

Applicant reserves the right to establish the patentability of the claimed invention over any of the information provided herewith, and/or to prove that this information may

not be prior art, and/or to prove that this information may not be enabling for the teachings purportedly offered.

This statement should not be construed as a representation that a search has been made, or that information more material to the examination of the present patent application does not exist. The Examiner is specifically requested not to rely solely on the material submitted herewith.

Applicant has checked the appropriate boxes below.

- □ 1. Statement under 37 C.F.R. 1.704(d). Each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart application and this communication was not received by any individual designated in 37 C.F.R. § 1.56(c) more than thirty days prior to the filing of this information disclosure statement.
- 2. Filing under 37 C.F.R. § 1.97(b). This Information Disclosure Statement is being filed within three months of the date of filing of a national application other than a continued prosecution application (CPA), OR within three months of the date of entry of the national stage as set forth in 37 C.F.R. § 1.491 in an international application, OR before the mailing date of a first Office Action on the merits OR before the mailing of a first Office Action after the filing of a request for continued examination under 37 C.F.R. § 1.114. No statement or fee is required.
- 3. Filing under 37 C.F.R. § 1.97(c). This Information Disclosure Statement is being filed more than three months after the U.S. filing date AND after the mailing date of the first Office Action on the merits, but before the mailing date of a Final

Rejection, or Notice of Allowance, or an action that otherwise closes prosecution in the application.

- □ a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was first cited in any communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1).
- b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2).
- c. Attached is our PTO-2038 Credit Card Payment Form in the amount of

 ______ in payment of the fee under 37 C.F.R. § 1.17(p).
- 4. Filing under 37 C.F.R. § 1.97(d) This Information Disclosure Statement is being filed more than three months after the U.S. filing date and after the mailing date of a Final Rejection or Notice of Allowance, but before payment of the Issue Fee. Enclosed find our PTO-2038 Credit Card Payment Form in the amount of \$180.00 in payment of the fee under 37 C.F.R. § 1.17(p); in addition:

a. Statement under 37 C.F.R. § 1.97(e)(1). I hereby state that each item of information contained in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application not more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(1). b. Statement under 37 C.F.R. § 1.97(e)(2). I hereby state that no item of information in this Information Disclosure Statement was cited in a communication from a foreign patent office in a counterpart foreign application and, to my knowledge after making reasonable inquiry, was known to any individual designated in 37 C.F.R. § 1.56(c) more than three months prior to the filing of this Information Disclosure Statement. 37 C.F.R. § 1.97(e)(2). 5. The document(s) was/were cited in a search report by a foreign patent office in a counterpart foreign application. Submission of an English language version of the search report that indicates the degree of relevance found by the foreign office is provided in satisfaction of the requirement for a concise explanation of relevance. 1138 OG 37, 38. 6. A concise explanation of the relevance of the non-English language document(s) appears below: 7. Copies of the documents are submitted herewith. 8. Copies of the documents were cited by or submitted to the Office in an IDS that complies with 37 C.F.R. § 1.98(a)-(c) in Application No._____, filed

, which is relied upon for an earlier filing date under 35 U.S.C.

§ 120. Thus, copies of these documents are not attached. 37 C.F.R. § 1.98(d).

9. No copies of U.S. patents and patent application publications cited on the

attached Form PTO-1449 are submitted in accordance with 1276 OG 55 because

this application was filed after June 30, 2003.

10. It is expected that the examiner will review the prosecution and cited art in the

parent application no(s). _____ in accordance with MPEP 2001.06(b), and

indicate in the next communication from the office that the art cited in the earlier

prosecution history has been reviewed in connection with the present application.

It is respectfully requested that the Examiner initial and return a copy of the

enclosed PTO-1449, and indicate in the official file wrapper of this patent application

that the documents have been considered.

The U.S. Patent and Trademark Office is hereby authorized to charge any fee

deficiency, or credit any overpayment, to our Deposit Account No. 19-0036.

Respectfully submitted,

STERNE, KESSLER, GOLDSTEIN & FOX P.L.L.C.

Liteth L. Holalik

Michelle K. Holoubek

Agent for Applicant

Registration No. 54,179

Date: <u>September 3, 2004</u> 1100 New York Avenue, N.W. Washington, D.C. 20005-3934 (202) 371-2600

294947

ATTY, DOCKET NO. 100404 SEZION007000 PREZION007000 PREZION0070000 PREZION007000 PREZION00700	OPEA	-			· · · · · · · · · · · · · · · · · · ·					Page 1 of 2	
Name	" 3 M	FORM PTO-1449							APPLICATION NO.		
Name	26 0										
EXAMINER NUMBER DATE NAME CLASS SUB-CLASS FILING DATE	TO INFO										
NAME NAME NAME CLASS SUB-CLASS FILING DATE	THAT	THAT THAT					December 28, 2001 2825				
MATIAL	EXAMINER		DOG	UMENT	U.S. PAT	ENT DOCUMEN	NTS				
AB1 AC1 AD1 AE1 AF1 AF1 AG1 AH1 AJ1 AJ1 AJ1 AK1 AJ1 AK1 AK1 AK			NUN	IBER			CLA	SS_	SUB-CLASS	FILING DATE	
AC1 AD1 AE1 AF1 AG1 AG1 AH1 AJ1 AJ1 AJ1 AK1 AJ1 AK1 AK1 AK		AA1	6,36	50,356 B1	March 19, 2002	Eng					
AD1 AE1 AF1 AG1 AG1 AH1 AJ1 AK1 AK1 AK1 AK1 AK1 AK1 AK		AB1									
AE1 AF1 AG1 AH1 AII AJ1 AK1 AVII AVIII AVII		AC1									
AF1 AG1 AH1 AJ1 AJ1 AK1 EXAMINER INITIAL AJ1 AL1 AL1 AM1 AM1 AM1 AM1 AM1 AM1 AM1 AM1 AM1 AM		AD1									
AG1 AH1 AI1 AJ1 AK1 EXAMINER INITIAL AK1 AK1 DOCUMENT NUMBER DATE COUNTRY AL1 AM1 AM1 AM1 AM1 AM1 AM1 AM1		AE1	-						-		
AH1 AJ1 AX1 AK1 FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL1 AL1 AL1 AL1 AL1 AN1 AN1 AN1 AN1 AN1 AN1 AN1 AN1 AN1 AN		AF1	-								
Al1 AJ1 AK1 AK1 FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL1 AL1 AL1 AM1 AM1 AM1 AM1 A		AG1	-					_	 	<u> </u>	
Al1 AJ1 AK1 AK1 FOREIGN PATENT DOCUMENTS EXAMINER INITIAL AL1 AL1 AL1 AM1 AM1 AM1 AM1 A	.,	AH1									
FOREIGN PATENT DOCUMENTS EXAMINER INITIAL DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION Yes No AM1 SUB-CLASS SUB-CLASS SUB-CLASS TRANSLATION YES NO AM1 SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS TRANSLATION YES NO AM1 SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS TRANSLATION YES NO AM1 SUB-CLASS SUB-C		Al1						-			
FOREIGN PATENT DOCUMENTS EXAMINER INITIAL DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION Yes No AM1 SUB-CLASS SUB-CLASS SUB-CLASS TRANSLATION YES NO AM1 SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS TRANSLATION YES NO AM1 SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS SUB-CLASS TRANSLATION YES NO AM1 SUB-CLASS SUB-C		AJ1	-								
EXAMINER INITIAL DOCUMENT DATE COUNTRY CLASS SUB-CLASS TRANSLATION Yes No Yes Ye			-	·		-					
EXAMINER INITIAL AL1 AL1 AL1 AM1 AM1 AO1 AO1 AR AT 1 AT 1 DOCUMENT NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION Yes No Yes No Yes No AN1 AO1 AO1 AO1 AO1 AO1 AC2 AC3 AC4 AC5 AC6 AC7 AC7 AC8 AC8 AC8 AC8 AC8 AC8											
NUMBER DATE COUNTRY CLASS SUB-CLASS TRANSLATION AL1 AL1 AL1 AL1 AL1 AL1 AL1 AL	EXAMINER					ATENT DOCUMENTS					
AM1 Section AM1 Se					DATE	COUNTRY	CLA	ss	SUB-CLASS		
AM1 AN1 AN1 AN1 AN1 AN1 AN1 AN1 AN1 AN1 AN		AL1									
AN1 AO1 AO1 AP1 OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Alcatel Telecommunications Review, 2nd Quarter, 1996, The Challenge of Designing Million-Transistor ASICs, H. Casier et al., pages 122-129 AR 1 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105		A N 4 1								Yes	
AN1 AO1 AO1 AP1 OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Alcatel Telecommunications Review, 2nd Quarter, 1996, The Challenge of Designing Million-Transistor ASICs, H. Casier et al., pages 122-129 AR 1 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105		Aivii									
AC1 AP1 OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Alcatel Telecommunications Review, 2nd Quarter, 1996, The Challenge of Designing Million-Transistor ASICs, H. Casier et al., pages 122-129 AR 1 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105		AN1	-							No	
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Alcatel Telecommunications Review, 2nd Quarter, 1996, The Challenge of Designing Million- Transistor ASICs, H. Casier et al., pages 122-129 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105		AO1								No Yes	
OTHER (Including Author, Title, Date, Pertinent Pages, etc.) Alcatel Telecommunications Review, 2nd Quarter, 1996, The Challenge of Designing Million-Transistor ASICs, H. Casier et al., pages 122-129 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105	•	AP1								Yes	
AR 1 Transistor ASICs, H. Casier et al., pages 122-129 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105		- 1		OTHER (I	ncluding Author	r, Title, Date, Pe	ertinent Pages	, etc.)			
AR 1 31st Design Automation Conference®, San Diego, CA, June 6-10, 1994, Technology Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105											
AS 1 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105 AT 1		AB	4	Transistor Asics, n. Casier et al., pages 122-129							
AS 1 Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105		AR	1								
AS 1 Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105											
AS 1 Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338 Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105				31st Desig	n Automation Co	nference®, San	Diego, CA, Jur	ne 6-10	0, 1994, <u>Tech</u>	nology	
Layout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design Automation Conference, pages 99-105 AT 1			Mapping U	Mapping L	Mapping Using Fuzzy Logic, Sasan Iman et al., pages 333-338						
Automation Conference, pages 99-105 AT 1		AS									
Automation Conference, pages 99-105 AT 1											
Automation Conference, pages 99-105 AT 1		-		Layout Dri	ayout Driven Technology Mapping, Massoud Pedram et al., 28th ACM/IEEE Design utomation Conference, pages 99-105						
				Automation							
EXAMINER DATE CONSIDERED		AT	1								
EXAMINER DATE CONSIDERED											
1	EXAMINER	1	<u> </u>	1			- [DATE	CONSIDERED		

294925_1.DOC SKGF Rev. 12/03/03

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to Applicant.

OIPE		
/ 0 75/		Page 2 of 2
SEP 0 3 2004 FORM PTO-1449	ATTY. DOCKET NO. 2210.0020002 FIRST NAMED INVENTOR Tommy K. Eng	APPLICATION NO. 10/040,852
INFORMATION DISCLOSURE STATEMENT	FILING DATE December 28, 2001	ART UNIT 2825

U.S. PATENT DOCUMENTS									
EXAMINER INITIAL		DOCL	IMENT	DATE	NAME	CLASS	SUB-CLASS	EILING DATE	
INITIAL	AA2	NOIVIL	BER	DATE	INAIVIE	CLASS	SUB-CLASS	FILING DATE	
	AB2								
	AC2					-		-	
	AD2								
	AE2								
	AF2								
	AG2								
	AH2								
	Al2								
	AJ2								
	AK2								
	<u></u>	·····		FOREIGN	PATENT DOCUMENTS				
EXAMINER INITIAL			UMENT IBER	DATE	COUNTRY	CLASS	SUB-CLASS	TRANSLATION	
	AL2							Yes No	
	AM2							Yes No	
	AN2							Yes No	
	AO2							Yes No	
	AP2							Yes	
	IAFZ		OTHER (In	l ncluding Auth	or, Title, Date, Pertinent P	ages, etc.)		No	
	AR 2 Hewlett-Packard Journal, February 1995, Volume 46, Number 1, Shortening the Time to Volume Production of High-Performance Standard Cell ASICs, Jay D. McDougal et al., pages 91-96							<u>o Volume</u> 91-96	
	AS	<u>2</u>	Layout-Driven RTL Binding Techniques for High-Level Syntrhesis, Min Xu et al., 1996 IEEE, pages 33-38 Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, May 15-18, 1989, LOGOPT- A Multi-Level Logic Synthesis and Optimization System, Ajit M. Prabhu, pages 4.1.1 - 4.1.4						
	АТ	<u>2</u>							
EXAMINER	 _			<u> </u>		DATE	CONSIDERED		
EXAMINER: Init	tial if refere	ence con	nsidered, wheth	ner or not citation is h next communica	s in conformance with MPEP 609. tion to Applicant.	Draw line thre	ough citation if no	t in conformance	